欢迎光临车间现场混乱怎样管理。临朐天艺数控设备厂

English

Design & Verification

HomeProductsDigital Design EDA
NanoSpice SI|NavisPro|PadInspector|TRASTA|PTM|ESDi

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing AnalysisCustom Cell CharacterizationBuilt-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Technical Documents

ContactTOP

Log in

Forgot your password?
Log in
Not a member? Sign up

Get verification code

 
Log in
Not a member? Sign up

技术支持-临朐天艺数控设备厂